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Introduction
For analog to digital conversion at samplerates above I GWs, typically flash [ l ] converters are used. The resolution of these converters is limited, because each extra bit would require 4 to 8 times more gate area resulting in excessive input capacitance and power consumption. For embedded applications flash converters are therefore practically limited to 6 bits of accuracy; however for applications like cable-TV, higher resolutions are needed. For lower speeds, alternative architectures are widely available (like pipeline converters) which enable higher resolutions and have a higher efficiency. If accuracy of more than 6 bits is needed, combined with samplerates in the GS/s-range, interleaving multiple (pipeline) ADCs is a good option.
In [2] an 8 bit 20 GS/s ADC is reported, consisting of 80 interleaved pipeline converters. Although the performance is impressive, the power consumption of 10 W is too high for embedded applications. An important pan of an interleaving ADC is the front-end T/H. In [3] and [4] GS/s-range track and hold circuits are presented, but they are all in bipolar technology, do not accommodate interleaving, and can not be embedded in standard CMOS. In this paper we present a 1.6GS/s interleaving track and bold with only 32mW of power consumption for application in a 16 times interleaved ADC architecture aiming at 8 bit performance.
Architecture
A schematic overview of the architecture of OUT test-chip is shown in Figure I 
Circuit design I Implementatioii
A single ended version of a complete channel is shown in Figure 3 . The switches are implemented using; a single NMOST without bootstrapping. Although bootstrapping would result in a lower and more constant ON-resistance, it is not needed in order to reach the target accuracy of 8 bit. The sampling capacitors are IOOfF to limit kTlC noise, hut also to limit distortion as will be described later in this section. The chip has a differential clock input to decrease crosstalk and reject ground bounce. The clock lines are terminated on-chip with 50 Cl to ground. The clockbuffer consists of an N-type differential pair with current mirror followed by three inverters to generate steep edges in order to minimize the effects of circuit jitter. Each differential T/H output can be connected to each of the two ADCs. As shown in Figure 3 The ADCs are well-proven pipeline convertel-s which were available in an analog library. They have a resolution of 10 bits which is enough to measure the accuracy of the T/H. The ADCs will not be discussed further, because they only s e n e the measurement purpose. The digital outputs are Low Voltage Differential Signalling (LVDS) buffers to minimize crosstalk from the digital outputs. Due to proper pin layout the crosstalk to the input pins is small and only common mode.
Switch-driver
With an fs of I.6GSls, the switches have to be opened 625 ps after each other. When the timing is not accurate, distortion products at multiples of W16 around the frequency of the input signal will appear, degrading the SINAD. To accomplish accurate timing, the circuit shown in Figure 4 is used. The circuit is a modified masterhlave flipflop. The digital input D dictates whether the sample switch should be opened or closed on the next rising edge of the clock. Jitter of this signal does not influence the moment of the switch transition, because it is re-clocked by the master-clock running at fs. With this circuit it is possible to generate the clock scheme with interleaving and non-equal sample-and holdtimes. The critical, jitter generating path from clockedge to sampling switch is kept as short as possible, minimizing aperture uncertainty due to noise and matching accuracy. As discussed in the previous section, some delay is needed when going from track-to To generate the clock scheme as shown in Figure 2 , a circuit generating a 4-out-of-16 signal is connected to the D input of switchdriver 1, The output of switchdriver 1 has the same shape as the input, but is delayed by one clockperiod. This signal is connected to the D input of switchdriver 2 and so on.
Buffer
The hold buffer is shown in Figure 3 . It consists of a PMOST source follower, because this simple circuit has a large bandwidth and still enough linearity for 8 bit. The external biasing of the PMOST current sources is common to all buffers. A source follower has a DC level shift between its input and output. Offsets between the buffers result in distortion components in the combined digital output stream. The offsets should be smaller than half an LSB, which is 1 mV for 8 bits of accuracy. For the 0.12 ym technology the required gate area would be 352 km* per huffer (30 value).
Due to the nonlinear input capacitance of the hnffer harmonic distortion is generated. All circuits are quasi-differential so each TIH circuit contains 2 channels in a symmetrical layout. This symmetry and the choice of PMOS transistors (source connected to the N-well) in the source followers guarantees a good rejection of the common mode (ground) bounce.
Layout
Matching properties between the different T H s have to be good. Differences in phase, gain or timing will be depicted as tones related to multiples fs116. To accomplish good matching a symmetrical bus structure is used as shown on the chip photograph in Figure 6 . From the central point in the middle on the left, 16 busses with exactly the same length are connected to the TiH circuits. A layout of one of the T/H circuits is shown in Figure 7 . The circuits all have the same orientation to minimize mismatch. 
Experimental results
The T M is designed for a 2 GHz sampling frequency, implying a subsampling frequency of 125 MHz. The integrated ADCs however are limited to 100 MSls, so testing was limited to 1.6 GSls. Most measurements however were performed at 1280 MSls in order to get an ENOB of 9.2 of the converters instead of 7.7 at 1.6 GSIS.
The performance of a single channel of the distributed T/H is determined by connecting it to one of the ADCs. In figure 9 SFDR, -THD, SNR and SINADENOB are shown as a function of the input frequency at a samplerate of 1280MSls. The input amplitude at the chip is 0.5Vpp, D,fferrn,ial but varies slightly due to cable losses. This is visible as a ripple in SFDR and -THD. The effective resolution bandwidth (ERBW) is 1 GHz, starting from an initial 7.6 ENOB performance at IOOMHz signal frequency. Beyond the ERBW, gradual and graceful degradation is observed up to 2.4GHz. Similar performance is measured for different channels and different samples. At high frequencies the SNR drops due to the influence of clock-jitter and at low frequencies the SNR is dominated by circuit noise. From calculations it follows that the jitter is about 0 . 9~s RMS. This jitter stems from the external clock generator, the external signal generator, and from the T/H circuit. The jitter of the clock generator is specified at 0.8ps RMS, so the jitter contribution of the circuit is small. In order to determine the voltage offsets between the channels, all different T/H channels were measured with the same ADC. The measured offsets are within ? 4 LSBs at 8 bit level. These are as expected and quite large, so offset calibration is needed. With this setup also the gain difference between the channels can be determined. The gain matching between the channels is 2 0.37dB, which is worse than expected. The cause of this is still under investigation. The time alignment of the different channels was measured using the following setup. E.g. ADC1 is connected to T M I and ADC2 connected to T/H9. For good measurement accuracy an input signal close to the Nyquist frequency is used. From the outputs of both ADCs FITS were calculated and the phase difference between the input signals was determined. Subtracting the phase differences due to the interleaving, the phase error and therefore the time-error can be calculated. 
Conclusions
In this paper an interleaving T M is presented. It consumes 32mW of power, has an ENOB of 7.6 bits and an ERBW of 1 GHz. The capacitive input load is smaller than IpF and the FoM is 0.1 pUC. Combining this interleaving T M with efficient moderate speed converters can result in a high speed, high resolution ADC with low power consumption, making it very attractive for embedding in future applications.
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